High-Speed Interface IP Design Strategy for SoCs in the AI Era: PCIe 6.0 & UCIe Chiplet Connectivity Technology