Skip To Main Content
September 15-17, 2026
Santa Clara Convention Center
REGISTER
(opens in a new tab)
Home
Tracks
Show submenu for: Tracks
Data & Models
Compute
Data Movement
AI Data Center
Physical AI
Agenda
Speakers
Show submenu for: Speakers
2026 Line-Up
Main Stage
Data & Models
Compute
Data Movement
AI Data Center
Physical AI
Speaker FAQs
Attending
Show submenu for: Attending
Brochure
Who Attends
What's On?
Bring Your Team
Floorplan
Venue
Convince Your Boss
Attendee Feedback
FAQs
Sponsors
Show submenu for: Sponsors
Opportunities
Download Brochure
2026 Sponsor Roster
Sponsor Directory
Sponsor FAQs
More
Show more menu items
September 15-17, 2026
Santa Clara Convention Center
REGISTER
(opens in a new tab)
SPONSOR
(opens in a new tab)
Home
Tracks
Show submenu for: Tracks
Data & Models
Compute
Data Movement
AI Data Center
Physical AI
Agenda
Speakers
Show submenu for: Speakers
2026 Line-Up
Main Stage
Data & Models
Compute
Data Movement
AI Data Center
Physical AI
Speaker FAQs
Attending
Show submenu for: Attending
Brochure
Who Attends
What's On?
Bring Your Team
Floorplan
Venue
Convince Your Boss
Attendee Feedback
FAQs
Sponsors
Show submenu for: Sponsors
Opportunities
Download Brochure
2026 Sponsor Roster
Sponsor Directory
Sponsor FAQs
More
Show more menu items
September 15-17, 2026
Santa Clara Convention Center
Home
Tracks
Show submenu for: Tracks
Data & Models
Compute
Data Movement
AI Data Center
Physical AI
Agenda
Speakers
Show submenu for: Speakers
2026 Line-Up
Main Stage
Data & Models
Compute
Data Movement
AI Data Center
Physical AI
Speaker FAQs
Attending
Show submenu for: Attending
Brochure
Who Attends
What's On?
Bring Your Team
Floorplan
Venue
Convince Your Boss
Attendee Feedback
FAQs
Sponsors
Show submenu for: Sponsors
Opportunities
Download Brochure
2026 Sponsor Roster
Sponsor Directory
Sponsor FAQs
More
Show more menu items
REGISTER
(opens in a new tab)
SPONSOR
(opens in a new tab)
Speakers
Loading
Jaeyoung Kim
CTO
,
Qualitas Semiconductor
Sessions
16-Sep-2026
2:00 PM – 2:20 PM
Compute
High-Speed Interface IP Design Strategy for SoCs in the AI Era: PCIe 6.0 & UCIe Chiplet Connectivity Technology
Share
Copy URL
Website Search
Search
Wishlist
Add some favourites to your wishlist to get started!
Download
Email this List
Email this List
Generating...
Username *
Password *
Login